


# LCFC Confidential


## Yoga C740 MB Schematic Document

CometLake\_U42 with DDR4

2018-08  
REV: 0.1

Security Classification		LC Future Center Secret Data		Title					
Issued Date		2018/08/20		Deciphered Date				2016/08/20	
Size		C		Document Number		FYG41		Rev	
Date:		Monday, April 22, 2018		Sheet		1		of 82	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.



**Voltage Rails** ( 0 --> Means ON , X --> Means OFF )

<i>Power Plane</i>		+3VALW +5VALW +1.8VALW +1.05VALW	+1.2V +2.5V_DDR +VCCST	+5VS +3VS +VCCSA +0.6VS	+VCCIO +VCC_GT +VCCSTG +CPU_CORE +VCCPLL_OC VCC_PRIM_CORE
<i>State</i>	V20B+				
S0	O	O	O	O	O
S0IX	O	O	O	O	X
S3	O	O	O	X	X
S3 Battery only	O	O	O	X	X
S5 S4 AC Only	O	O	X	X	X
S5 S4 Battery only	O	X	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X	X

### ***SMBUS Control Table***

[illegible]

EC SMBus1 address	EC SMBus2 address	EC SMBus3 address	PCH SM Bus address
0x48	0x48	0x48	0x48


Device	Address	Device	Address	Device	Address	Device	Address
Smart Battery	<b>need to update</b>	Thermal Sensor(NCT7719W)	<b>1001_100xb</b>	PD	<b>0100_111xb</b>		
Charger	<b>0001_001xb</b>						
PMIC	<b>0x34</b>						

[illegible]

HSIO PORT		Function
USB3.0	1	USB Type-C1
	2	USB Type-A AOU
	3	USB Type-A
	4	USB Type-C2
	5	NC
	6	NC
USB2.0	1	USB Type-A AOU
	2	USB Type-A
	3	NC
	4	Finger Printer
	5	NC
	6	NC
	7	CAMERA
	8	USB Type-C1
	9	USB Type-C2
	10	BT
PCIE	1~8	1~4 SUB3.0 5~4 NC
	9	WLAN
	10~12	NC
	13~16 X4	SSD-2

TYPE-C2



TYPE-C1




DDP\*\_CTRLDATA strapping sampled on the rising edge of PCH\_PWROK


Port	Strap	Enable	Disable
Port 1	GPP_E19 / DDPB_CTRLDATA / CNV_BT_IF_SELECT	Full up to 3.3 V with 2.2Kohm	NC
Port 2	GPP_E21 / DDPC_CTRLDATA	Full up to 3.3 V with 2.2Kohm	NC
Port 3	GPP_E23 / DDPD_CTRLDATA	Full up to 3.3 V with 2.2Kohm	NC
Reserve	GPP_H17 / DDPF_CTRLDATA	Full up to 3.3 V with 2.2Kohm	NC

DDI enable: PCH\_DDC1\_DATA & PCH\_DDC2\_DATA need pull up  
Reserve ddi\_cil1







2 of 20  
WHSKEYLAKE-U\_BGA1528









**TLS Confidentiality (Rising edge of RSMRST#)**  
 This signal has a weak internal pull-down.  
 0 = Disable Intel ME Crypto Transport Layer Security(TLS) cipher suite (no confidentiality). (Default)  
 1 = Enable Intel ME Crypto Transport Layer Security(TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.  
**Notes:**  
 1. The internal pull-down is disabled after RSMRST# de-asserts.  
 2. This signal is in the primary well.







**eSPI or LPC (Rising edge of RSMRST#)**  
 This signal has a weak internal pull-down.  
 0 = LPC is selected for EC. (Default)  
 1 = eSPI is selected for EC.  
**Notes:**  
 1. The internal pull-down is disabled after RSMRST# de-asserts.  
 2. This signal is in the primary well.





**Intel DCI-OOB (Rising edge of RSMRST#)**  
This signal has an internal pull-down.  
0 = Disable Intel DCI-OOB (Default)  
1 = Enable Intel DCI-OOB

**Notes:**


1. The internal pull-down is disabled after RSMRST# de-asserts.
2. When used as PCHHOT# and strap low, a 150K pull-up is needed to ensure it does not override the internal pull-down strap sampling. This signal is in the primary well.




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/08/20	Deciphered Date	2016/08/20	<b>MCP (JTAG, SPI, LPC, SMB)</b> 	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number <b>Yoga C740</b>
				Date:	Monday, April 22, 2019         Sheet 7 of 62         Rev 0.1


















Reserve three Cap for 0x124 BSOD





UC1S		
BT35	VSS 145	VSS 217
D6	VSS 146	VSS 218
AL32	VSS 147	VSS 219
BT36	VSS 148	VSS 220
D6	VSS 149	VSS 221
AL	VSS 150	VSS 222
D9	VSS 151	VSS 223
AM10	VSS 152	VSS 224
BU11	VSS 153	VSS 225
E23	VSS 154	VSS 226
AM28	VSS 155	VSS 227
E27	VSS 156	VSS 228
AM33	VSS 157	VSS 229
BU23	VSS 158	VSS 230
E29	VSS 159	VSS 231
AM35	VSS 160	VSS 232
BU24	VSS 161	VSS 233
E31	VSS 162	VSS 234
BU25	VSS 163	VSS 235
E33	VSS 164	VSS 236
AN25	VSS 165	VSS 237
BU7	VSS 166	VSS 238
E3	VSS 167	VSS 239
AN28	VSS 168	VSS 240
BU11	VSS 169	VSS 241
F12	VSS 170	VSS 242
AN29	VSS 171	VSS 243
F15	VSS 172	VSS 244
AM30	VSS 173	VSS 245
F18	VSS 174	VSS 246
AN31	VSS 175	VSS 247
BU3	VSS 176	VSS 248
F2	VSS 177	VSS 249
AN7	VSS 178	VSS 250
BU31	VSS 179	VSS 251
F21	VSS 180	VSS 252
AN8	VSS 181	VSS 253
BU33	VSS 182	VSS 254
F24	VSS 183	VSS 255
BU4	VSS 184	VSS 256
F3	VSS 185	VSS 257
AP3	VSS 186	VSS 258
BU11	VSS 187	VSS 259
F4	VSS 188	VSS 260
AP33	VSS 189	VSS 261
BU15	VSS 190	VSS 262
G21	VSS 191	VSS 263
AP36	VSS 192	VSS 264
G27	VSS 193	VSS 265
AP4	VSS 194	VSS 266
G33	VSS 195	VSS 267
AP28	VSS 196	VSS 268
G35	VSS 197	VSS 269
G36	VSS 198	VSS 270
AT13	VSS 199	VSS 271
BW24	VSS 200	VSS 272
G9	VSS 201	VSS 273
AT35	VSS 202	VSS 274
H21	VSS 203	VSS 275
AT36	VSS 204	VSS 276
BW7	VSS 205	VSS 277
H27	VSS 206	VSS 278
AT4	VSS 207	VSS 279
BU11	VSS 208	VSS 280
BY15	VSS 209	VSS 281
H9	VSS 210	VSS 282
AL28	VSS 211	VSS 283
BY22	VSS 212	VSS 284
H12	VSS 213	VSS 285
AL29	VSS 214	VSS 286
H15	VSS 215	VSS 287
	VSS 216	VSS 288
	VSS 217	VSS 289

18 of 20  
WHISKEYLAKE-U\_BGA1528  
@

UC1T		
N6	VSS 290	VSS 362
B37	VSS 291	VSS 363
CB3	VSS 292	VSS 364
P10	VSS 293	VSS 365
B5	VSS 294	VSS 366
CB33	VSS 295	VSS 367
F3	VSS 296	VSS 368
B7	VSS 297	VSS 369
CB4	VSS 298	VSS 370
P33	VSS 299	VSS 371
B9	VSS 300	VSS 372
CB7	VSS 301	VSS 373
P36	VSS 302	VSS 374
BAT10	VSS 303	VSS 375
OC11	VSS 304	VSS 376
F4	VSS 305	VSS 377
BA28	VSS 306	VSS 378
R7	VSS 307	VSS 379
BA3	VSS 308	VSS 380
CC20	VSS 309	VSS 381
R27	VSS 310	VSS 382
BB3	VSS 311	VSS 383
CC25	VSS 312	VSS 384
R28	VSS 313	VSS 385
BB33	VSS 314	VSS 386
CC28	VSS 315	VSS 387
R29	VSS 316	VSS 388
BB36	VSS 317	VSS 389
CC31	VSS 318	VSS 390
R30	VSS 319	VSS 391
BB4	VSS 320	VSS 392
CC7	VSS 321	VSS 393
R31	VSS 322	VSS 394
BC25	VSS 323	VSS 395
CC11	VSS 324	VSS 396
T27	VSS 325	VSS 397
CD12	VSS 326	VSS 398
T30	VSS 327	VSS 399
BC29	VSS 328	VSS 400
CD14	VSS 329	VSS 401
T33	VSS 330	VSS 402
T35	VSS 331	VSS 403
BC32	VSS 332	VSS 404
CD24	VSS 333	VSS 405
T36	VSS 334	VSS 406
CD25	VSS 335	VSS 407
T37	VSS 336	VSS 408
BC3	VSS 337	VSS 409
CE33	VSS 338	VSS 410
I26	VSS 339	VSS 411
BD28	VSS 340	VSS 412
CE35	VSS 341	VSS 413
I27	VSS 342	VSS 414
BD33	VSS 343	VSS 415
CE36	VSS 344	VSS 416
I28	VSS 345	VSS 417
BD35	VSS 346	VSS 418
CE7	VSS 347	VSS 419
I29	VSS 348	VSS 420
BD36	VSS 349	VSS 421
CF11	VSS 350	VSS 422
I3	VSS 351	VSS 423
BE10	VSS 352	VSS 424
CF14	VSS 353	VSS 425
I36	VSS 354	VSS 426
BE28	VSS 355	VSS 427
CF19	VSS 356	VSS 428
I37	VSS 357	VSS 429
BE29	VSS 358	VSS 430
CF2	VSS 359	VSS 431
I38	VSS 360	VSS 432
BE3	VSS 361	VSS 433











18 of 20  
WHISKEYLAKE-U\_BGA1528  
@

UC1R		
CR34	VSS 1	VSS 73
BT5	VSS 2	VSS 74
BE5	VSS 3	VSS 75
CF35	VSS 4	VSS 76
CM37	VSS 5	VSS 77
AW1	VSS 6	VSS 78
CM1	VSS 7	VSS 79
BU6	VSS 8	VSS 80
AV4	VSS 9	VSS 81
B34	VSS 10	VSS 82
E35	VSS 11	VSS 83
A4	VSS 12	VSS 84
AE24	VSS 13	VSS 85
AE26	VSS 14	VSS 86
AF25	VSS 15	VSS 87
AG24	VSS 16	VSS 88
AG26	VSS 17	VSS 89
AH24	VSS 18	VSS 90
AH25	VSS 19	VSS 91
B2	VSS 20	VSS 92
B36	VSS 21	VSS 93
C36	VSS 22	VSS 94
CH11	VSS 23	VSS 95
CN1	VSS 24	VSS 96
CN2	VSS 25	VSS 97
CN37	VSS 26	VSS 98
CP2	VSS 27	VSS 99
DT	VSS 28	VSS 100
A32	VSS 29	VSS 101
F33	VSS 30	VSS 102
A3	VSS 31	VSS 103
BJ7	VSS 32	VSS 104
C38	VSS 33	VSS 105
A36	VSS 34	VSS 106
BK10	VSS 35	VSS 107
CJ4	VSS 36	VSS 108
AK7	VSS 37	VSS 109
BK2	VSS 38	VSS 110
CK1	VSS 39	VSS 111
K3	VSS 40	VSS 112
AK3	VSS 41	VSS 113
BK28	VSS 42	VSS 114
AB30	VSS 43	VSS 115
BK3	VSS 44	VSS 116
AB33	VSS 45	VSS 117
BK33	VSS 46	VSS 118
CK7	VSS 47	VSS 119
AB36	VSS 48	VSS 120
BK4	VSS 49	VSS 121
CL2	VSS 50	VSS 122
AB4	VSS 51	VSS 123
BK7	VSS 52	VSS 124
CM13	VSS 53	VSS 125
AB7	VSS 54	VSS 126
BL25	VSS 55	VSS 127
CM17	VSS 56	VSS 128
AC10	VSS 57	VSS 129
BL28	VSS 58	VSS 130
CM21	VSS 59	VSS 131
AC27	VSS 60	VSS 132
BL29	VSS 61	VSS 133
CM25	VSS 62	VSS 134
AC30	VSS 63	VSS 135
BL30	VSS 64	VSS 136
CM29	VSS 65	VSS 137
BL31	VSS 66	VSS 138
CM31	VSS 67	VSS 139
AD33	VSS 68	VSS 140
BL32	VSS 69	VSS 141
CM33	VSS 70	VSS 142
AD35	VSS 71	VSS 143
	VSS 72	VSS 144





17 of 20  
WHISKEYLAKE-U\_BGA1528  
@









**8Gb SDP**  
**16Gb DDP**



Security Classification	LC Future Center Secret Data		Title	DDR4 SO-DIMM		
Issued Date	2018/08/20	Deciphered Date	2016/08/20			
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D CONVENTIONAL DESIGN AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR ITS CONTENTS ARE TO BE REPRODUCED OR MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>						
			Size	Document Number	Rev	
				<b>FXG41</b>	6.1	
			Date	Month	Day	Year

Security Classification	LC Future Center Secret Data			Title	 <b>VGA Notes List</b>		
Issued Date	2018/08/20	Deciphered Date	2016/08/20	Size	Document Number	Rev	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					<b>FYG41</b>	0.1	
				Date:	Monday, April 22, 2019	Sheet	19 of 62








Security Classification	LC Future Center Secret Data			Title	GPU_AON/MAIN PWR/SEQ 10FS		
Issued Date	2018/08/20	Deciphered Date	2016/08/20	Size	Document Number	Rev	0.1
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>				FYG41			
Date: Monday, April 22, 2019				Sheet	23	of	62

5	4	3	2	1																																			
D				D																																			
C				C																																			
B				B																																			
A				A																																			
<table><tr><td>Security Classification</td><td colspan="3">LC Future Center Secret Data</td><td>Title</td></tr><tr><td>Issued Date</td><td>2018/08/20</td><td>Deciphered Date</td><td>2016/08/20</td><td>GPU_GND</td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</td><td>Size C</td></tr><tr><td colspan="4"></td><td>Document Number <b>FYG41</b></td></tr><tr><td colspan="4"></td><td>Rev 0.1</td></tr><tr><td colspan="4"></td><td>Date: Monday, April 22, 2019</td></tr><tr><td colspan="4"></td><td>Sheet 24 of 62</td></tr></table>					Security Classification	LC Future Center Secret Data			Title	Issued Date	2018/08/20	Deciphered Date	2016/08/20	GPU_GND	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C					Document Number <b>FYG41</b>					Rev 0.1					Date: Monday, April 22, 2019					Sheet 24 of 62
Security Classification	LC Future Center Secret Data			Title																																			
Issued Date	2018/08/20	Deciphered Date	2016/08/20	GPU_GND																																			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C																																			
				Document Number <b>FYG41</b>																																			
				Rev 0.1																																			
				Date: Monday, April 22, 2019																																			
				Sheet 24 of 62																																			

























Security Classification	LC Future Center Secret Data			Title	
Issued Date	2018/08/20	Deciphered Date	2016/08/20	GPU_GPIO/JTAG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				C	FYG41
				Date:	Monday, April 22, 2019
				Sheet	26 of 62
				Rev	0.1



5	4	3	2	1																								
D				D																								
C				C																								
B				B																								
A				A																								
<table><tr><td>Security Classification</td><td colspan="3">LC Future Center Secret Data</td><td>Title</td></tr><tr><td>Issued Date</td><td>2018/08/20</td><td>Deciphered Date</td><td>2016/08/20</td><td>GPU_GDDR5_Rank0 [31:0] </td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</td><td>Size C</td><td>Document Number <b>FYG41</b></td><td>Rev 0.1</td></tr><tr><td colspan="4"></td><td>Date: Monday, April 22, 2019</td><td>Sheet 27 of 62</td><td></td></tr></table>					Security Classification	LC Future Center Secret Data			Title	Issued Date	2018/08/20	Deciphered Date	2016/08/20	GPU_GDDR5_Rank0 [31:0] 	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C	Document Number <b>FYG41</b>	Rev 0.1					Date: Monday, April 22, 2019	Sheet 27 of 62	
Security Classification	LC Future Center Secret Data			Title																								
Issued Date	2018/08/20	Deciphered Date	2016/08/20	GPU_GDDR5_Rank0 [31:0] 																								
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C	Document Number <b>FYG41</b>	Rev 0.1																						
				Date: Monday, April 22, 2019	Sheet 27 of 62																							
5	4	3	2	1																								










Security Classification		LC Future Center Secret Data		Title	
Issued Date		Deciphered Date		CODEC_ALC3240	
2018/08/20		2016/08/20		Yoga C740	
Size		Document Number		Rev	
C		30		0.1	
Date:		Monday, April 22, 2019		Sheet	
				30 of 82	

Internal Speaker connector  
Placement near Audio Codec





SPK L+ L- R+ R- trace width  
Speaker 4 ohm ==> 40 mils  
Speaker 8 ohm ==> 20 mils

Speaker








CLT1	CLT2	CLT3	ILIM_SEL	MOD	
0	0	0	X	DCM	OUT held low
1	1	1	1	CDP	Data Connected and Load Detect Active
1	1	1	0	SDP2	Data Connected
1	1	0	X	SDP1	Data Connected
0	1	0	X	SDP1	Data Connected
1	0	0	X	DCP_Short	Device Forced to stay in DCP BC 1.2 charging mode
1	0	1	X	DCP_Divider	Device Forced to stay in DCP Divider 1 Charging Mode
0	1	1	X	DCP_Auto	Data Disconnected and Load Detect Active
0	0	1	X	DCP_Auto	Data Disconnected and Load Detect Active






Security Classification	LC Future Center Secret Data		Title	
Issued Date	2018/08/20	Deciphered Date	2016/08/20	I/O_DB_CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Yoga C740
Size	Document Number	Rev	Date	Monday, April 22, 2019
C		0.1	Sheet	32 of 82







Security Classification	LC Future Center Secret Data		Title	eDP/CAMERA/TS_CONF	
Issued Date	2018/08/20	Deciphered Date	2016/08/20	LCFC	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THE SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>			Size	Document Number	Rev
				yoga c740	0.1
			Date	Monday April 22 2019	17:40








Security Classification		LC Future Center Secret Data		Title		
Issued Date		Deciphered Date		HALL/G Sensor		
2018/08/20		2016/08/20				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
Size		Document Number		Yoga C740		Rev 0.
Date:		Monday, April 22, 2019		Sheet 34 of 62		




Mini-Express Card(WLAN/WiMAX)


























Setting:  
 1. PS8747 I2C\_CTRL=L, I2C disable  
 2. PS8747\_SCL/DPEQ=L, DP Receiver equalization Compensation for channel loss up to 7dB  
 3. PS8747\_SDA/CEQ=L, USB Type-C connector facing RX channel receiver equalization setting Compensation  
 4. ADDR/DCICLK=M, Automatic DCI mode entering enabled for channel loss up to 7dB  
 5. CDE/DCICLK=L, When NO DCI mode-->USB Type-C connector facing TX channel De-emphasis setting -3.5dB Output De-emphasis(default)  
 6. SSDE/DCIDAT=L, When NO DCI mode-->USB HOST facing TX channel De-emphasis setting -3.5dB Output De-emphasis(default)











BLANK

Security Classification		LC Future Center Secret Data		Title		
Issued Date		2018/08/20	Deciphered Date	2016/08/20	Blank	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>						
Size	Document Number				Rev	
C	Yoga C740				0.1	
Date:	Monday, April 22, 2019		Sheet	43	of 62	




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/08/20	Deciphered Date	2016/08/20	<b>EC ITE8586VFBGA</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT, EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				C	<b>Yoga C740</b>
				Date:	Monday, April 22, 2019
				Sheet	44 of 82




## 14' K/B Connector





## KB Backlight Connector



## 15' K/B Connector




## TP/B Connector




Security Classification		LC Future Center Secret Data		Title	
Issued Date		2018/08/20		Deciphered Date	
2018/08/20		2016/08/20		KB/FP/TP_CONN.	
Size		Document Number		Yoga C740	
Date:		Monday, April 22, 2019		Sheet 45 of 82	


## VS LOAD SW




## 1.8VS LOAD SW






## DISCHARGE





	A	B	C	D	E	F	G	H
	20181201: 1. change 1A6 to EMC4CM900 4p 2. change RA1,R4,R12 change ROM structure to pop 3. C15 change to EMC2 4. CA190 change to 100p 25v 5. Change CA190,CA194 to pop 6. delete RA2,R43,CA193,CA196 7. Change RA229,RA229,CA187,CA188 ROM structure to EMC_N98 8. CA190,CA191 connect to RING_CONN2 and ELEVEN_CONN2 9. RA43 change to pop 10. Add CA198,CA199 on EMC as EMC request 11. C10380-C10387 change to 0.33u_10V from 0.33u_25v 12. Add C10388, C10393 as EMC request 13. Add C10400, C10401, C10319 as EMC request 14. Change CA187.2 to HP OUTL_CONN2, CA188.2 to NP_OUTL_CONN2 15. Change U4507 to T1 SMT4CMC1070CR 16. Add PM_CLKDRIVE for MS support 17. Change EC_OTG to EC pin D12 18. RC3102 change to 220m as EMC request 19. CA198.1 and CA199.1 change net 20. P31 add EPF EMC request 21. Change RP5 ph to +3VS WLAN 22. Change CP10 of PCM WLAN OFF#, PCM BT OFF# 23. VCC_T8_ON# change Net name to VCC_T8_ON 24. 25. RC3104,RC891, RP13, RP14 ph change to +3vs 26. Add R10986 for +1.8VALM_PCH 27. Change RC1111-RC1114,RC1117, RC1118 VALUE 28. Change RC1093,RC1084, RC1085 VALUE 29. Delete Q6 30. Add CPU C10 GATA control 31. Delete I2M_DEBUG circuit 32. change ts GPIO 33. change ADAC#, ECLPM-break#,I2C INT GPIO 34. change INT_V2 to VCC_V101 change FW to SA0000982003 35. Correct SS MIX power net from +3VS_R1/R2 to +3VS_RE1/R2 4. change 15' KB BL connector as MS request 20181202: 1. RRP pin swap 2. change page 58/59 GND symbol of DGND and AGND 3. delete RC108 4. RA121 change to Q603 5. RE65 change to 0 20181204: 1. exchange USB3.0 P2 and P4 2. R10986 and R4323 change to Q603 3. RC502/RC604 pull high change to 1.2V_CPU 4. U4503 change to SA000079800 20190228: 1. add SW U4505,U4506 for USB2.0 of USB-C 2. add D5120,RC1118 for 0d sensor to PCH 3. change RC890 to Q201 4. R11004 connect to +JVALM_PCH 5. SS mux reserve +JVALM_PCH 6. ECLPM_BREAK change to ECLPM_BREAK# 7. add CE58,CE59 20181205: 1. U4503 change to SA000079800 2. add R11022 for edp LED power 3. C178 change to stuff 4. RA43 change to not stuff--follow realtek suggestion 5. remove CFG portion to Page 16 20190221: 1. swap UC_RW35 40C.RW34 2. mux use +3vs, reserve +3valw 3. reserve +3vs for FFR 20181206: 1. R10975/R10976/R10977/R10978 change to R0201 2. delete onn P9 jumper on CHARGER_ID 3. change RP1 net and change ph power to +JVALM_PCH 20181207: 1. RC258/R259 change FW to RD00001440J 20190222: 1. Correct RC3118 net to PCH LID_SW# 2. Add R11066 for USB2_RN enable 20181210: 1. add R11023 for TS reset connect to GND directly 2. PD U2901 change FW to SA0000982003 3. Correct SS MIX power net from +3VS_R1/R2 to +3VS_RE1/R2 4. change 15' KB BL connector as MS request 20190415: 1. add +JVALM_PCH discharger circuit 2. add VCC_T8 discharger circuit 3. EPF_R1A swap 4. change TC_USB2.0 BUS switch enable control 5. C11 change not stuff,CA199 stuff 6. R143 change to 560ohm 7. RESERVE_R11077 for CNV1 CLK out 8. remove power debug conn JF3 20181211: 1. C123/C154/C10344/C10343/C10341 change to 10U 0402 2. R10989 change to stuff 3. PD drain1 and drain2 don't connect to GND 4. add C10415/C10416/C10417/C10418 for CC protect 5. reserve C10419 for PD_H RESET 6. Reserve R11024 for EC_Bnot 7. C10345/C155 change to 0402 6.3V 8. R143 change to 300ohm 9. add 0ohm on PD GPIO 10. delete FR5940/FR5946 11. change type=C ACIN control to low active 20190419: 1. add cap for 0.6V 2. USB SW change to +JVALM power supply 3. change Codec beep circuit 20181212: 1. change RC890, RC891 and RC1104 to 10k Ohm 2. RA16 change to 33ohm 3. Codec FW update to AV2 4. delete RA678 5. add vccio sense sense 20190422: 1. remove LEDVDD sense 2. add 0ohm for sub-board ACC-sensor 3. add 100p 0201 for TC mux AUX signals 4. RE44 change to Q201 20181213: 1. CC1347/CC1343 change to Q201 size 2. Change SPI topology 20181214: 1. add R11035 for RLP_S0# to EC 2. Q31 gate change to 0.01u+30K 3. CC1405 change to 1U 4. reserve RE237 5. DDI_DDC_CLK delete 20181217: 1. Change LID_SW# and LID_KB_DIS_SW# net name for easy recognize and change lid to PCH 2. add MS flash MOS circuit as intel suggest 3. Delete RC1117, RC834 4. change C156 to PD side 20181218: 1. exchange USB3 port4 P/N @ JP10 pin define 2. Add 3 ohm res for R8B RD GPIO 3. Set type= ACIN control as high active 4. FR5941/FR5947 change to 100Kand connect to GND 20181219: 1. add I2H GPIO to EC for mode description 20181220: 1. CD363/CD111 change to 0402 for Q201 material shortage 2. change H2 footprint 3. delete RE38 4. Adjust MS decoupling cap base layout position 20181221: 1. Change HS_HS,H10 Footprint 20181224: 1. Change WLAN power from load SW 2. follow intel comment of CNV1 3. delete U507 4. add one more hole H14 5. change Codec JD detect value--use internal 47K 6. change TS and FFR power SW logic 7. reserve R11058/R11044 8. add +JVALM_PCH power SW 20181225: 1. PD_RCM power diode replaced by 0ohm 2. delete R11044 3. delete U225, U226 4. DELETE R11057/R11052 20181226: 1. exchange LID_SW# and LID_KB_DIS_SW# GPIO on EC 2. change net EC_ON_ALM to EC_ON_3V 3. change some CPU Res to Q201 as placement require 4. add hole 5. change JP10 pin define 6. JCMOS change to short pad 20190108: 1. change CC1001/CC1002 to K level 2. R266 change to 0402 size for shortage 3. RE65 change to pop 20181227: 1. add precision res on FAN power and USB redriver power @ page 32 2. RE50 change to 10K for issue fix 3. U11 change to 02088 from TP222P76 4. L95,L96,L4221,L4220 swap pin 5. R95 10K L404 4P2H change to R11018 10K_Q201_5h,delete net SATADOP 6. L12 EMC_N98 and SWAP pin 7. delete CPU_C10_GATE# level shift circuit 20190214: 1. Change VPP enable to SYSON, use original EC GPIO for MUMCLK 2. Add RA8931 3. Add RA3538 20181228: 1. Add FR4902 for charger option of 15' 20190121: 1. Change U11 pin connection 2. change FFR power control circuit 3. change +JVALM_PCH circuit 20181229: 1. RC3550 change to 0ohm 2. add CC4234 3. CC129 change to 1u 20181230: 1. EC_USB3 change to +3VL EC pull up 2. add RE286 for PD to EC L2C INT# 20190218: 1. move 1.2V precision res to CPU side @ page13 2. U4507 VCC change to +JVALM_PCH 3. delete test point T4,T5,TP265 4. delete UND 20181229: 1. RC3550 change to 0ohm 2. add CC4234 3. CC129 change to 1u 20190218: 1. EC_USB3 change to +3VL EC pull up 2. add RE286 for PD to EC L2C INT#	20181201: 1. change 1A6 to EMC4CM900 4p 2. change RA1,R4,R12 change ROM structure to pop 3. C15 change to EMC2 4. CA190 change to 100p 25v 5. Change CA190,CA194 to pop 6. delete RA2,R43,CA193,CA196 7. Change RA229,RA229,CA187,CA188 ROM structure to EMC_N98 8. CA190,CA191 connect to RING_CONN2 and ELEVEN_CONN2 9. RA43 change to pop 10. Add CA198,CA199 on EMC as EMC request 11. C10380-C10387 change to 0.33u_10V from 0.33u_25v 12. Add C10388, C10393 as EMC request 13. Add C10400, C10401, C10319 as EMC request 14. Change CA187.2 to HP OUTL_CONN2, CA188.2 to NP_OUTL_CONN2 15. Change U4507 to T1 SMT4CMC1070CR 16. Add PM_CLKDRIVE for MS support 17. Change EC_OTG to EC pin D12 18. RC3102 change to 220m as EMC request 19. CA198.1 and CA199.1 change net 20. P31 add EPF EMC request 21. Change RP5 ph to +3VS WLAN 22. Change CP10 of PCM WLAN OFF#, PCM BT OFF# 23. VCC_T8_ON# change Net name to VCC_T8_ON 24. 25. RC3104,RC891, RP13, RP14 ph change to +3vs 26. Add R10986 for +1.8VALM_PCH 27. Change RC1111-RC1114,RC1117, RC1118 VALUE 28. Change RC1093,RC1084, RC1085 VALUE 29. Delete Q6 30. Add CPU C10 GATA control 31. Delete I2M_DEBUG circuit 32. change ts GPIO 33. change ADAC#, ECLPM-break#,I2C INT GPIO 34. change INT_V2 to VCC_V101 change FW to SA0000982003 35. Correct SS MIX power net from +3VS_R1/R2 to +3VS_RE1/R2 4. change 15' KB BL connector as MS request 20181202: 1. RRP pin swap 2. change page 58/59 GND symbol of DGND and AGND 3. delete RC108 4. RA121 change to Q603 5. RE65 change to 0 20181204: 1. exchange USB3.0 P2 and P4 2. R10986 and R4323 change to Q603 3. RC502/RC604 pull high change to 1.2V_CPU 4. U4503 change to SA000079800 20190228: 1. add SW U4505,U4506 for USB2.0 of USB-C 2. add D5120,RC1118 for 0d sensor to PCH 3. change RC890 to Q201 4. R11004 connect to +JVALM_PCH 5. SS mux reserve +JVALM_PCH 6. ECLPM_BREAK change to ECLPM_BREAK# 7. add CE58,CE59 20181205: 1. U4503 change to SA000079800 2. add R11022 for edp LED power 3. C178 change to stuff 4. RA43 change to not stuff--follow realtek suggestion 5. remove CFG portion to Page 16 20190221: 1. swap UC_RW35 40C.RW34 2. mux use +3vs, reserve +3valw 3. reserve +3vs for FFR 20181206: 1. R10975/R10976/R10977/R10978 change to R0201 2. delete onn P9 jumper on CHARGER_ID 3. change RP1 net and change ph power to +JVALM_PCH 20181207: 1. RC258/R259 change FW to RD00001440J 20190222: 1. Correct RC3118 net to PCH LID_SW# 2. Add R11066 for USB2_RN enable 20181210: 1. add R11023 for TS reset connect to GND directly 2. PD U2901 change FW to SA0000982003 3. Correct SS MIX power net from +3VS_R1/R2 to +3VS_RE1/R2 4. change 15' KB BL connector as MS request 20190415: 1. add +JVALM_PCH discharger circuit 2. add VCC_T8 discharger circuit 3. EPF_R1A swap 4. change TC_USB2.0 BUS switch enable control 5. C11 change not stuff,CA199 stuff 6. R143 change to 560ohm 7. RESERVE_R11077 for CNV1 CLK out 8. remove power debug conn JF3 20181211: 1. C123/C154/C10344/C10343/C10341 change to 10U 0402 2. R10989 change to stuff 3. PD drain1 and drain2 don't connect to GND 4. add C10415/C10416/C10417/C10418 for CC protect 5. reserve C10419 for PD_H RESET 6. Reserve R11024 for EC_Bnot 7. C10345/C155 change to 0402 6.3V 8. R143 change to 300ohm 9. add 0ohm on PD GPIO 10. delete FR5940/FR5946 11. change type=C ACIN control to low active 20190419: 1. add cap for 0.6V 2. USB SW change to +JVALM power supply 3. change Codec beep circuit 20181212: 1. change RC890, RC891 and RC1104 to 10k Ohm 2. RA16 change to 33ohm 3. Codec FW update to AV2 4. delete RA678 5. add vccio sense sense 20190422: 1. remove LEDVDD sense 2. add 0ohm for sub-board ACC-sensor 3. add 100p 0201 for TC mux AUX signals 4. RE44 change to Q201 20181213: 1. CC1347/CC1343 change to Q201 size 2. Change SPI topology 20181214: 1. add R11035 for RLP_S0# to EC 2. Q31 gate change to 0.01u+30K 3. CC1405 change to 1U 4. reserve RE237 5. DDI_DDC_CLK delete 20181217: 1. Change LID_SW# and LID_KB_DIS_SW# net name for easy recognize and change lid to PCH 2. add MS flash MOS circuit as intel suggest 3. Delete RC1117, RC834 4. change C156 to PD side 20181218: 1. exchange USB3 port4 P/N @ JP10 pin define 2. Add 3 ohm res for R8B RD GPIO 3. Set type= ACIN control as high active 4. FR5941/FR5947 change to 100Kand connect to GND 20181219: 1. add I2H GPIO to EC for mode description 20181220: 1. CD363/CD111 change to 0402 for Q201 material shortage 2. change H2 footprint 3. delete RE38 4. Adjust MS decoupling cap base layout position 20181221: 1. Change HS_HS,H10 Footprint 20181224: 1. Change WLAN power from load SW 2. follow intel comment of CNV1 3. delete U507 4. add one more hole H14 5. change Codec JD detect value--use internal 47K 6. change TS and FFR power SW logic 7. reserve R11058/R11044 8. add +JVALM_PCH power SW 20181225: 1. PD_RCM power diode replaced by 0ohm 2. delete R11044 3. delete U225, U226 4. DELETE R11057/R11052 20181226: 1. exchange LID_SW# and LID_KB_DIS_SW# GPIO on EC 2. change net EC_ON_ALM to EC_ON_3V 3. change some CPU Res to Q201 as placement require 4. add hole 5. change JP10 pin define 6. JCMOS change to short pad 20190108: 1. change CC1001/CC1002 to K level 2. R266 change to 0402 size for shortage 3. RE65 change to pop 20181227: 1. add precision res on FAN power and USB redriver power @ page 32 2. RE50 change to 10K for issue fix 3. U11 change to 02088 from TP222P76 4. L95,L96,L4221,L4220 swap pin 5. R95 10K L404 4P2H change to R11018 10K_Q201_5h,delete net SATADOP 6. L12 EMC_N98 and SWAP pin 7. delete CPU_C10_GATE# level shift circuit 20190214: 1. Change VPP enable to SYSON, use original EC GPIO for MUMCLK 2. Add RA8931 3. Add RA3538 20181228: 1. Add FR4902 for charger option of 15' 20190121: 1. Change U11 pin connection 2. change FFR power control circuit 3. change +JVALM_PCH circuit 20181229: 1. RC3550 change to 0ohm 2. add CC4234 3. CC129 change to 1u 20181230: 1. EC_USB3 change to +3VL EC pull up 2. add RE286 for PD to EC L2C INT#	20181201: 1. change 1A6 to EMC4CM900 4p 2. change RA1,R4,R12 change ROM structure to pop 3. C15 change to EMC2 4. CA190 change to 100p 25v 5. Change CA190,CA194 to pop 6. delete RA2,R43,CA193,CA196 7. Change RA229,RA229,CA187,CA188 ROM structure to EMC_N98 8. CA190,CA191 connect to RING_CONN2 and ELEVEN_CONN2 9. RA43 change to pop 10. Add CA198,CA199 on EMC as EMC request 11. C10380-C10387 change to 0.33u_10V from 0.33u_25v 12. Add C10388, C10393 as EMC request 13. Add C10400, C10401, C10319 as EMC request 14. Change CA187.2 to HP OUTL_CONN2, CA188.2 to NP_OUTL_CONN2 15. Change U4507 to T1 SMT4CMC1070CR 16. Add PM_CLKDRIVE for MS support 17. Change EC_OTG to EC pin D12 18. RC3102 change to 220m as EMC request 19. CA198.1 and CA199.1 change net 20. P31 add EPF EMC request 21. Change RP5 ph to +3VS WLAN 22. Change CP10 of PCM WLAN OFF#, PCM BT OFF# 23. VCC_T8_ON# change Net name to VCC_T8_ON 24. 25. RC3104,RC891, RP13, RP14 ph change to +3vs 26. Add R10986 for +1.8VALM_PCH 27. Change RC1111-RC1114,RC1117, RC1118 VALUE 28. Change RC1093,RC1084, RC1085 VALUE 29. Delete Q6 30. Add CPU C10 GATA control 31. Delete I2M_DEBUG circuit 32. change ts GPIO 33. change ADAC#, ECLPM-break#,I2C INT GPIO 34. change INT_V2 to VCC_V101 change FW to SA0000982003 35. Correct SS MIX power net from +3VS_R1/R2 to +3VS_RE1/R2 4. change 15' KB BL connector as MS request 20181202: 1. RRP pin swap 2. change page 58/59 GND symbol of DGND and AGND 3. delete RC108 4. RA121 change to Q603 5. RE65 change to 0 20181204: 1. exchange USB3.0 P2 and P4 2. R10986 and R4323 change to Q603 3. RC502/RC604 pull high change to 1.2V_CPU 4. U4503 change to SA000079800 20190228: 1. add SW U4505,U4506 for USB2.0 of USB-C 2. add D5120,RC1118 for 0d sensor to PCH 3. change RC890 to Q201 4. R11004 connect to +JVALM_PCH 5. SS mux reserve +JVALM_PCH 6. ECLPM_BREAK change to ECLPM_BREAK# 7. add CE58,CE59 20181205: 1. U4503 change to SA000079800 2. add R11022 for edp LED power 3. C178 change to stuff 4. RA43 change to not stuff--follow realtek suggestion 5. remove CFG portion to Page 16 20190221: 1. swap UC_RW35 40C.RW34 2. mux use +3vs, reserve +3valw 3. reserve +3vs for FFR 20181206: 1. R10975/R10976/R10977/R10978 change to R0201 2. delete onn P9 jumper on CHARGER_ID 3. change RP1 net and change ph power to +JVALM_PCH 20181207: 1. RC258/R259 change FW to RD00001440J 20190222: 1. Correct RC3118 net to PCH LID_SW# 2. Add R11066 for USB2_RN enable 20181210: 1. add R11023 for TS reset connect to GND directly 2. PD U2901 change FW to SA0000982003 3. Correct SS MIX power net from +3VS_R1/R2 to +3VS_RE1/R2 4. change 15' KB BL connector as MS request 20190415: 1. add +JVALM_PCH discharger circuit 2. add VCC_T8 discharger circuit 3. EPF_R1A swap 4. change TC_USB2.0 BUS switch enable control 5. C11 change not stuff,CA199 stuff 6. R143 change to 560ohm 7. RESERVE_R11077 for CNV1 CLK out 8. remove power debug conn JF3 20181211: 1. C123/C154/C10344/C10343/C10341 change to 10U 0402 2. R10989 change to stuff 3. PD drain1 and drain2 don't connect to GND 4. add C10415/C10416/C10417/C10418 for CC protect 5. reserve C10419 for PD_H RESET 6. Reserve R11024 for EC_Bnot 7. C10345/C155 change to 0402 6.3V 8. R143 change to 300ohm 9. add 0ohm on PD GPIO 10. delete FR5940/FR5946 11. change type=C ACIN control to low active 20190419: 1. add cap for 0.6V 2. USB SW change to +JVALM power supply 3. change Codec beep circuit 20181212: 1. change RC890, RC891 and RC1104 to 10k Ohm 2. RA16 change to 33ohm 3. Codec FW update to AV2 4. delete RA678 5. add vccio sense sense 20190422: 1. remove LEDVDD sense 2. add 0ohm for sub-board ACC-sensor 3. add 100p 0201 for TC mux AUX signals 4. RE44 change to Q201 20181213: 1. CC1347/CC1343 change to Q201 size 2. Change SPI topology 20181214: 1. add R11035 for RLP_S0# to EC 2. Q31 gate change to 0.01u+30K 3. CC1405 change to 1U 4. reserve RE237 5. DDI_DDC_CLK delete 20181217: 1. Change LID_SW# and LID_KB_DIS_SW# net name for easy recognize and change lid to PCH 2. add MS flash MOS circuit as intel suggest 3. Delete RC1117, RC834 4. change C156 to PD side 20181218: 1. exchange USB3 port4 P/N @ JP10 pin define 2. Add 3 ohm res for R8B RD GPIO 3. Set type= ACIN control as high active 4. FR5941/FR5947 change to 100Kand connect to GND 20181219: 1. add I2H GPIO to EC for mode description 20181220: 1. CD363/CD111 change to 0402 for Q201 material shortage 2. change H2 footprint 3. delete RE38 4. Adjust MS decoupling cap base layout position 20181221: 1. Change HS_HS,H10 Footprint 20181224: 1. Change WLAN power from load SW 2. follow intel comment of CNV1 3. delete U507 4. add one more hole H14 5. change Codec JD detect value--use internal 47K 6. change TS and FFR power SW logic 7. reserve R11058/R11044 8. add +JVALM_PCH power SW 20181225: 1. PD_RCM power diode replaced by 0ohm 2. delete R11044 3. delete U225, U226 4. DELETE R11057/R11052 20181226: 1. exchange LID_SW# and LID_KB_DIS_SW# GPIO on EC 2. change net EC_ON_ALM to EC_ON_3V 3. change some CPU Res to Q201 as placement require 4. add hole 5. change JP10 pin define 6. JCMOS change to short pad 20190108: 1. change CC1001/CC1002 to K level 2. R266 change to 0402 size for shortage 3. RE65 change to pop 20181227: 1. add precision res on FAN power and USB redriver power @ page 32 2. RE50 change to 10K for issue fix 3. U11 change to 02088 from TP222P76 4. L95,L96,L4221,L4220 swap pin 5. R95 10K L404 4P2H change to R11018 10K_Q201_5h,delete net SATADOP 6. L12 EMC_N98 and SWAP pin 7. delete CPU_C10_GATE# level shift circuit 20190214: 1. Change VPP enable to SYSON, use original EC GPIO for MUMCLK 2. Add RA8931 3. Add RA3538 20181228: 1. Add FR4902 for charger option of 15' 20190121: 1. Change U11 pin connection 2. change FFR power control circuit 3. change +JVALM_PCH circuit 20181229: 1. RC3550 change to 0ohm 2. add CC4234 3. CC129 change to 1u 20181230: 1. EC_USB3 change to +3VL EC pull up 2. add RE286 for PD to EC L2C INT#	20181201: 1. change 1A6 to EMC4CM900 4p 2. change RA1,R4,R12 change ROM structure to pop 3. C15 change to EMC2 4. CA190 change to 100p 25v 5. Change CA190,CA194 to pop 6. delete RA2,R43,CA193,CA196 7. Change RA229,RA229,CA187,CA188 ROM structure to EMC_N98 8. CA190,CA191 connect to RING_CONN2 and ELEVEN_CONN2 9. RA43 change to pop 10. Add CA198,CA199 on EMC as EMC request 11. C10380-C10387 change to 0.33u_10V from 0.33u_25v 12. Add C10388, C10393 as EMC request 13. Add C10400, C10401, C10319 as EMC request 14. Change CA187.2 to HP OUTL_CONN2, CA188.2 to NP_OUTL_CONN2 15. Change U4507 to T1 SMT4CMC1070CR 16. Add PM_CLKDRIVE for MS support 17. Change EC_OTG to EC pin D12 18. RC3102 change to 220m as EMC request 19. CA198.1 and CA199.1 change net 20. P31 add EPF EMC request 21. Change RP5 ph to +3VS WLAN 22. Change CP10 of PCM WLAN OFF#, PCM BT OFF# 23. VCC_T8_ON# change Net name to VCC_T8_ON 24. 25. RC3104,RC891, RP13, RP14 ph change to +3vs 26. Add R10986 for +1.8VALM_PCH 27. Change RC1111-RC1114,RC1117, RC1118 VALUE 28. Change RC1093,RC1084, RC1085 VALUE 29. Delete Q6 30. Add CPU C10 GATA control 31. Delete I2M_DEBUG circuit 32. change ts GPIO 33. change ADAC#, ECLPM-break#,I2C INT GPIO 34. change INT_V2 to VCC_V101 change FW to SA0000982003 35. Correct SS MIX power net from +3VS_R1/R2 to +3VS_RE1/R2 4. change 15' KB BL connector as MS request 20181202: 1. RRP pin swap 2. change page 58/59 GND symbol of DGND and AGND 3. delete RC108 4. RA121 change to Q603 5. RE65 change to 0 20181204: 1. exchange USB3.0 P2 and P4 2. R10986 and R4323 change to Q603 3. RC502/RC604 pull high change to 1.2V_CPU 4. U4503 change to SA000079800 20190228: 1. add SW U4505,U4506 for USB2.0 of USB-C 2. add D5120,RC1118 for 0d sensor to PCH 3. change RC890 to Q201 4. R11004 connect to +JVALM_PCH 5. SS mux reserve +JVALM_PCH 6. ECLPM_BREAK change to ECLPM_BREAK# 7. add CE58,CE59 20181205: 1. U4503 change to SA000079800 2. add R11022 for edp LED power 3. C178 change to stuff 4. RA43 change to not stuff--follow realtek suggestion 5. remove CFG portion to Page 16 20190221: 1. swap UC_RW35 40C.RW34 2. mux use +3vs, reserve +3valw 3. reserve +3vs for FFR 20181206: 1. R10975/R10976/R10977/R10978 change to R0201 2. delete onn P9 jumper on CHARGER_ID 3. change RP1 net and change ph power to +JVALM_PCH 20181207: 1. RC258/R259 change FW to RD00001440J 20190222: 1. Correct RC3118 net to PCH LID_SW# 2. Add R11066 for USB2_RN enable 20181210: 1. add R11023 for TS reset connect to GND directly 2. PD U2901 change FW to SA0000982003 3. Correct SS MIX power net from +3VS_R1/R2 to +3VS_RE1/R2 4. change 15' KB BL connector as MS request 20190415: 1. add +JVALM_PCH discharger circuit 2. add VCC_T8 discharger circuit 3. EPF_R1A swap 4. change TC_USB2.0 BUS switch enable control 5. C11 change not stuff,CA199 stuff 6. R143 change to 560ohm 7. RESERVE_R11077 for CNV1 CLK out 8. remove power debug conn JF3 20181211: 1. C123/C154/C10344/C10343/C10341 change to 10U 0402 2. R10989 change to stuff 3. PD drain1 and drain2 don't connect to GND 4. add C10415/C10416/C10417/C10418 for CC protect 5. reserve C10419 for PD_H RESET 6. Reserve R11024 for EC_Bnot 7. C10345/C155 change to 0402 6.3V 8. R143 change to 300ohm 9. add 0ohm on PD GPIO 10. delete FR5940/FR5946 11. change type=C ACIN control to low active 20190419: 1. add cap for 0.6V 2. USB SW change to +JVALM power supply 3. change Codec beep circuit 20181212: 1. change RC890, RC891 and RC1104 to 10k Ohm 2. RA16 change to 33ohm 3. Codec FW update to AV2 4. delete RA678 5. add vccio sense sense 20190422: 1. remove LEDVDD sense 2. add 0ohm for sub-board ACC-sensor 3. add 100p 0201 for TC mux AUX signals 4. RE44 change to Q201 20181213: 1. CC1347/CC1343 change to Q201 size 2. Change SPI topology 20181214: 1. add R11035 for RLP_S0# to EC 2. Q31 gate change to 0.01u+30K 3. CC1405 change to 1U 4. reserve RE237 5. DDI_DDC_CLK delete 20181217: 1. Change LID_SW# and LID_KB_DIS_SW# net name for easy recognize and change lid to PCH 2. add MS flash MOS circuit as intel suggest 3. Delete RC1117, RC834 4. change C156 to PD side 20181218: 1. exchange USB3 port4 P/N @ JP10 pin define 2. Add 3 ohm res for R8B RD GPIO 3. Set type= ACIN control as high active 4. FR5941/FR5947 change to 100Kand connect to GND 20181219: 1. add I2H GPIO to EC for mode description 20181220: 1. CD363/CD111 change to 0402 for Q201 material shortage 2. change H2 footprint 3. delete RE38 4. Adjust MS decoupling cap base layout position 20181221: 1. Change HS_HS,H10 Footprint 20181224: 1. Change WLAN power from load SW 2. follow intel comment of CNV1 3. delete U507 4. add one more hole H14 5. change Codec JD detect value--use internal 47K 6. change TS and FFR power SW logic 7. reserve R11058/R11044 8. add +JVALM_PCH power SW 20181225: 1. PD_RCM power diode replaced by 0ohm 2. delete R11044 3. delete U225, U226 4. DELETE R11057/R11052 20181226: 1. exchange LID_SW# and LID_KB_DIS_SW# GPIO on EC 2. change net EC_ON_ALM to EC_ON_3V 3. change some CPU Res to Q201 as placement require 4. add hole 5. change JP10 pin define 6. JCMOS change to short pad 20190108: 1. change CC1001/CC1002 to K level 2. R266 change to 0402 size for shortage 3. RE65 change to pop 20181227: 1. add precision res on FAN power and USB redriver power @ page 32 2. RE50 change to 10K for issue fix 3. U11 change to 02088 from TP222P76 4. L95,L96,L4221,L4220 swap pin 5. R95 10K L404 4P2H change to R11018 10K_Q201_5h,delete net SATADOP 6. L12 EMC_N98 and SWAP pin 7. delete CPU_C10_GATE# level shift circuit 20190214: 1. Change VPP enable to SYSON, use original EC GPIO for MUMCLK 2. Add RA8931 3. Add RA3538 20181228: 1. Add FR4902 for charger option of 15' 20				








Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	<b>SYMBOL</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C Document Number <b>FYG41</b> Rev 0.1	
Date: Monday, April 22, 2019				Sheet 50 of 62	










# of CELL	VCELL_PRES	PR4827
1-CELL	1.5V	301K
2-CELL	2.4V	150K
3-CELL	3.3V	82K
4-CELL	4.5V	33.2K






**PSYS function enable PR2952  
and PR2910 mount**









+VCC\_GT




+CPU\_CORE



+VCCSA



V9B+





Control Bit Logics				
	LP#	C1	C0	VOUT
VCCIO	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975
VCCPRIM_CORE	0	X	X	0.75
	1	0	0	0.9
	1	0	1	0.95
	1	1	0	1.0
	1	1	1	1.05

Vout= 0 under S0ix

+VCCIO

4A  
PR7902  
0.001\_0805\_LE\_5%


Vout= 0V ~ 0.95V  
Current limit=4.5A  
OVP= VOUT\*120% ~ VOUT\*135%  
Fsw=750Khz





Vout= 0.950V ~ 1.05V  
 Current limit=4.5A  
 OVP= VOUT\*120% ~ VOUT\*135%  
 Fsw=750Khz

Control Bit Logics				
	LP#	C1	C0	VOUT
VCCIO	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
VCCPRIM_CORE	1	1	1	0.975
	0	X	X	0.9
	1	0	0	0.9
	1	0	1	0.95
	1	1	0	1.0
	1	1	1	1.05



Vout= 0.75 under S0ix




# +VCCSFR\_OC



# +VCCSTG





# +VCCST\_CPU



Security Classification	LC Future Center Secret Data		Title	VCCST/VCCSTG	
Issued Date	2018/08/20	Deciphered Date	2016/08/20	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Rev	0.1
				Date:	Monday, April 22, 2019
				Sheet	60 of 62





Security Classification		LC Future Center Secret Data		Title			
Issued Date		2015/08/20	Deciphered Date	2016/08/20	POWER SYMBOL		
<div><div>Size C</div><div>Document Number <b>FYG41</b></div><div>Date: Monday, April 22, 2019</div></div>							
<div><div>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</div><div>Rev 0.1</div></div>						Sheet 62 of 62	